

C M 4 X 1 6 G D 3 2 0 0 C 1 6 N 2 E D D R 4 D I M M O E M

Key Features

- DDR4, Vengeance RGB RT Black, 3200MHz, CAS 16, 16GB, single rank.
- 288-pin dual in-line memory module. (DIMM)
- Utilizes high performance DRAM ICs thoroughly tested for maximum interoperability and reliability.
- Base SPD settings of 2133MHz 15-15-36 (t_{CL}-t_{RCD}-t_{RP}-t_{RAS}), 1.2V and XMP settings of 3200MHz 16-20-20-38 (t_{CL}-t_{RCD}-t_{RP}-t_{RAS}), 1.35V.
- 100% tested at 3200MHz in a 1 DIMM per channel configuration.
- Designed for use in qualified DDR4 desktop platforms.
- Guaranteed operation 2-up. Two years warranty.
- RoHS Compliant.

Revision History

Revision	Date	Description
1.0	Jun 2023	Initial Release

Ordering Information

Part Number	CM4X16GD3200C16N2E
UPC	840006673231
Description	16GB, DDR4, UDIMM, single rank, RoHS compliant
Shipping Dimension	333mm x 203mm x 45mm
Shipping Weight	1.13 kg
Master Pack Quantity	50 modules
Master Pack Dimension	333mm x 203mm x 45mm
Master Pack Weight	1.13 kg



Notes:

 Ordering the standard production part number allows Corsair to fulfill the order with any DRAM that has passed Corsair's rigorous internal qualification requirements for this product. If you have additional version control requirements, please contact your Corsair Sales Representative.

General Description

The CM4X16GD3200C16N2E is an 16GB DDR4 SDRAM DIMM modules. The CM4X16GD3200C16N2E is bulk packaged in a 25-unit.

The CM4X16GD3200C16N2E is verified to operate in up to 1 DIMM per channel configuration (i.e., 4-up in four channel platforms, 2-up in two channel platforms) at 3200MHz with latencies of 16-20-20-38 ($t_{CAS} - t_{RCD} - t_{RP} - t_{RAS}$) at 1.35V through the SPD (Serial Presence Detect) settings contained on the module.

Best of Corsair's engineering

Corsair performs rigorous testing and screening on all components to select only the best for Corsair modules. The tests check for high frequency and/or low latency capabilities for each IC. Then, they are thoroughly tested for maximum interoperability and reliability as a united group to meet the stringent design criteria demanded by performance computing and gaming users.



Pin Assignments and Descriptions

DDR4 288 Pin UDIMM Pin Wiring Assignments

55				· ··· ································			
Front Side	Pin	Pin	Back side	Front Side	Pin	Pin	Back side
Pin Label			Pin Labei	Pin Labei	- ""		Pin Labei
12V, NC	1		12V, NC	CK0_t			-
VSS	2	146	VREFCA	CK0_c			_
DQ4	3	_	VSS	VDD		220	
VSS	4		DQ5	VIT	77	221	VTT
DQO	5		VSS		К	Y	
VSS	6		DQ1				
TDQS9_t, DQS9_t, DM0_n, DBI0_n, NC	7		VSS	-			PARITY
TDQ59_c, DQ59_c, NC	8	_	DQS0_c	AO	79	223	
VSS	9	_	DQS0_t	VDD		224	
DQ6 VSS	10	154		BA0			A10/AP
		_	DQ7			226	
DQ2		_	VSS	VDD		227	
VSS DQ12			DQ3 VSS	_		229	WE_n/A14
VSS			DQ13				NC, SAVE n
DQS		_	VSS	ODTO		231	_
VSS			DQ9	VDD		232	
TDQ510_t, DQ510_t, DM1_n, DBI1_n, NC		162		CS1_n		233	
TDQS10_c, DQS10_c, NC			DQS1 c	VDD			NC. A17
VSS		_	DQS1_t	ODT1			NC. CZ
DQ14	21	_	VSS	VDD		236	
VSS	22		DQ15		93		NC, C53 n, C1
DQ10			VSS	VSS	94	238	_
VSS			DQ11	DQ36		239	
DQ20		_	VSS	VSS	96	240	DQ37
VSS		170	DQ21	DQ32	97	241	-
DQ16	27	171	VSS	VSS	98	242	DQ33
VSS	28	172	DQ17	TDQ513_t, DQ513_t, DM4_n, DBI4_n, NC	99	243	VSS
TDQ511_t, DQ511_t, DM2_n, DBI2_n, NC	29	173	VSS	TDQ513_c, DQ513_c, NC	100	244	DQS4_c
TDQ511_c, DQ511_c, NC	30	174	DQS2_c	vss	101	245	DQS4_t
VSS	31	175	DQS2_t	DQ38	102	246	VSS
DQ22	32	176	VSS	VSS	103	247	DQ39
vss	33	177	DQ23	DQ34	104	248	VSS
DQ18	34	178	VSS	VSS	105	249	DQ35
VSS	35	179	DQ19	DQ44			
DQ28		180					DQ45
			DQ29	DQ40			
DQ24	38	182	VSS	VSS	109	253	DQ41
				TDQ514_t, DQ514_t, DM5_n, DBI5_n, NC			
TDQ512_t, DQ512_t, DM3_n, DBI3_n, NC		184		TDQ514_c, DQ514_c, NC			_
TDQ512_c, DQ512_c, NC			DQS3_c				DQS5_t
		_	DQS3_t	DQ46			
DQ30							DQ47
VSS		_	DQ31	DQ42			
DQ26		189					DQ43
VSS			DQ27	DQ52			
CB4, NC	47	191	V35	VSS	118	262	DQ53



Front Side			Back side	Front Side			Back side
Pin Label	Pin	Pin	Pin Label	Pin Label	Pin	Pin	Pin Label
		107	CB5, NC	DQ48	110	263	
CBO, NC		193	'		120		DQ49
,				TDQS15_t, DQS15_t, DM6_n, DBI6_n, NC		265	-
TDQS17 t, DQS17 t, DM8 n, DBI8 n, NC		195		TDQ515 c, DQ515 c, NC			DQS6 c
TDQ517_c, DQ517_c, NC		-	DQS8 c		123		DQS6_t
			DQS8 t	DQ54		268	-
CB6, NC			· -	· ·	125		DQ55
,			CB7, NC	DQ50		270	-
CB2, NC		200		VSS			DQ51
	57		CB3, NC	DQ60		272	
RESET n		202		VSS			DQ61
VDD	59	203	CKE1	DQ56	130	274	VSS
CKEO	60	204	VDD		131	275	DQ57
VDD	61	205	RFU	TDQ516_t, DQ516_t, DM7_n, DBI7_n, NC	132	276	VSS
ACT_n	62	206	VDD	TDQ516_c, DQ516_c, NC		277	DQS7_c
BG0	63	207	BG1	VSS	134	278	DQS7_t
VDD	64	208	ALERT_n	DQ62	135	279	VSS
A12/BC_n	65	209	VDD	vss	136	280	DQ63
A9	66	210	A11	DQ58	137	281	VSS
VDD	67	211	Α7	VSS	138	282	DQ59
AB	68	212	VDD	SA0	139	283	VSS
A6	69	213	A5	SA1	140	284	VDDSPD
VDD	70	214	Α4	scı	141	285	SDA
A3	71	215	VDD	VPP	142	286	VPP
A1	72	216	A2	VPP	143	287	VPP
VDD	73	217	VDD	RFU	144	288	VPP

Light colored text indicates functions that are not applicable for UDIMM wiring. An example is the NC for pin 234 because UDIMMs defined by this specification will never have DIMM wiring for this pin.



Pin Description

Symbol	Туре	Function
CK0_t, CK0_c, CK1_t, CK1_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CKE0, CKE1	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and device input buffers and output drivers. Taking CKE LOW provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for Self-Refresh exit. After VREFCA and Internal DQ Vref have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK_t, CK_c, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS0_n, CS1_n, CS2_n, CS3_n	Input	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code. CS2_n and CS3_n are not used on UDIMMs.
C0, C1, C2	Input	Chip ID: Chip ID is only used for 3DS for 2,4,8 high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code. Not used on UDIMMs.
ODT0, ODT1	Input	On Die Termination: ODT (registered HIGH) enables RTT_NOM termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t, DQS_c and DM_n/DBI_n/TDQS_t, NU/TDQS_c (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x8 configurations. For x16 configuration ODT is applied to each DQ, DQSU_t, DQSU_c, DQSL_t, DQSL_c, DMU_n, and DML_n signal. The ODT pin will be ignored if MR1 is programmed to disable RTT_NOM.
ACT_n	Input	Activation Command Input: ACT_n defines the Activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15 and WE_n/A14 will be considered as Row Address A16, A15 and A14.
RAS_n/A16, CAS_n/A15, WE_n/A14	Input	Command Inputs: RAS_n/A16, CAS_n/A15 and WE_n/A14 (along with CS_n) define the command being entered. Those pins have multi function. For example, for activation with ACT_n Low, these are Addresses like A16, A15 and A14 but for non-activation command with ACT_n High, these are Command pins for Read, Write and other command defined in command truth table.
DM_n/DBI_n/ TDQS_t, (DMU_n/ DBIU_n), (DML_n/ DBIL_n)	Input/ Output	Input Data Mask and Data Bus Inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a Write access. DM_n is sampled on both edges of DQS. DM is mux'ed with DBI function by Mode Register A10, A11, A12 setting in MR5. For x8 device, the function of DM or TDQS is enabled by Mode Register A11 setting in MR1. DBI_n is an input/output identifying whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 SDRAM and not inverted if DBI_n is HIGH. TDQS is only supported in x8 SDRAM configurations. TDQS is not valid for UDIMMs.
BG0, BG1	Input	Bank Group Inputs: BG0 - BG1 define which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. x4/x8 SDRAM configurations have BG0 and BG1. x16 based SDRAMs only have BG0.
BA0, BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A17	Input	Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15 and WE_n/A14 have additional functions. See other rows. The address inputs also provide the op-code during Mode Register Set commands. A17 is only defined for the x4 SDRAM configuration.
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.



Symbol	Туре	Function
A12 / BC_n	Input	Burst Chop: A12/BC_n is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details.
RESET_n	CMOS Input	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation.
DQ	Input/ Output	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor specific data sheets to determine which DQ is used.
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c	Input/ Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.
TDQS_t, TDQS_c	Output	Termination Data Strobe: TDQS_t/TDQS_c are not valid for UDIMMs.
PARITY	Input	Command and Address Parity Input: DDR4 Supports Even Parity check in DRAMs with MR setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG0-BG1, BA0-BA1, A16-A0. Input parity should be maintained at the rising edge of the clock and at the same time with command & address with CS_n LOW
ALERT_n	Output	Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is error in CRC, then ALERT_n goes LOW for the period time interval and goes back HIGH. If there is error in Command Address Parity Check, then ALERT_n goes LOW for relatively long period until on going DRAM internal recovery transaction is complete. During Connectivity Test mode this pin functions as an input. Using this signal or not is dependent on the system. In case of not connected as Signal, ALERT_n Pin must be connected to VDD on DIMM.
RFU		Reserved for Future Use. No on DIMM electrical connection is present.
NC		No Connect: No on DIMM electrical connection is present.
VDD ¹	Supply	Power Supply: 1.2 V +/- 0.06 V
VSS	Supply	Ground
VPP	Supply	DRAM Activating Power Supply: 2.5V (2.375V min, 2.75V max)
VTT ²	Supply	Power Supply for termination of Address, Command and Control, VDD/2.
12V	Supply	12 Volt supply not used on UDIMMs.
VDDSPD	Supply	Power supply used to power the I2C bus on the SPD.
VREFCA	Supply	Reference voltage for CA
1. For PC4 VD	D 1.2 V. F	For PC4L VDD is TBD.

Electrical Specifications

Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	NOTE
VDD	Voltage on VDD pin relative to Vss	-0.3 ~ 1.5	٧	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	-0.3 ~ 1.5	٧	1,3
VPP	Voltage on VPP pin relative to Vss	-0.3 ~ 3.0	٧	4
V _{IN} , V _{OUT}	Voltage on any pin relative to ∀ss	-0.3 ~ 1.5	٧	1
T _{STG}	Storage Temperature	-55 to +100	°C	1,2

NOTE 1 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating

and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not

implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability NOTE 2 Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

NOTE 3 VDD and VDDQ must be within 300 mV of each other at all times; and VREFCA must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV

NOTE 4 VPP must be equal or greater than VDD/VDDQ at all times

^{2.} For PC4 VTT is 0.60 V. For PC4L VTT is TBD.



Recommended DC Operating Conditions

Symbol	Parameter		Rating	Unit	NOTE	
Symbol	T di diffecci	Min.	Тур.	Max.	Oilic	NOTE
VDD	Supply Voltage	1.14	1.2	1.26	V	1,2,3
VDDQ	Supply Voltage for Output	1.14	1.2	1.26	V	1,2,3
VPP		2.375	2.5	2.75	V	3

NOTE 1 Under all conditions VDDQ must be less than or equal to VDD.

NOTE 2 VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.

NOTE 3 DC bandwidth is limited to 20MHz.

Differential AC and DC Input Levels

All voltages are referenced to V_{SS}

Symbol	Parameter	DDR4 -1600	,1866,2133	DDR4 -2400,	2666 & 3200	unit	NOTE
Symbol	Parameter	min	max	min	max	unit	NOTE
V _{IHdiff}	differential input high	TBD	NOTE 3	TBD	NOTE 3	٧	1
V _{ILdiff}	differential input low	NOTE 3	TBD	NOTE 3	TBD	٧	1
V _{IHdiff} (AC)	differential input high ac	2 x (V _{IH} (AC) - V _{REF})	NOTE 3	2 x (V _{IH} (AC) - V _{REF})	NOTE 3	٧	2
V _{ILdiff} (AC)	differential input low ac	NOTE 3	2 x (V _{IL} (AC) - V _{REF})	NOTE 3	2 x (V _{IL} (AC) - V _{REF})	٧	2

NOTE 1 Used to define a differential signal slew-rate.

NOTE 2 for CK_t - CK_c use VIH/VIL(AC) of ADD/CMD and VREFCA;

NOTE 3 These values are not defined; however, the differential signals CK_t - CK_c, need to be within the respective limits (VIH(DC) max, VIL(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot.



C M 4 X 1 6 G D 3 2 0 0 C 1 6 N 2 E

SPD Data

Listed below is data contained in the SPD EEPROM of the CM4X16GD3200C16N2E

SPD	Description	Decimal	Hex
Byte	Description	Equiv	Value
0	Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage	35	23
1	SPD Revision	16	10
2	Key Byte / Memory Type	12	0C
3	Key Byte / Module Type	2	02
4	SDRAM Density and Banks	134	86
5	SDRAM Addressing	41	29
6	SDRAM Device Type	0	00
7	SDRAM Optional Features	8	08
8	SDRAM Thermal and Refresh Options	0	00
9	Reserved	0	00
10	Reserved	0	00
11	Module Nominal Voltage, VDD	3	03
12	Module Organization	1	01
13	Module Memory Bus Width	3	03
14	Module Thermal Sensor	0	00
15	Reserved	0	00
16	Reserved	0	00
17	Timebases	0	00
18	SDRAM Minimum Cycle Time (tckavgmin)	8	08
19	SDRAM Maximum Cycle Time (tckavgmax)	12	0C
20	CAS Latencies Supported, First Byte	255	FF
21	CAS Latencies Supported, Second Byte	255	FF
22	CAS Latencies Supported, Third Byte	3	03
23	CAS Latencies Supported, Fourth Byte	0	00
24	Minimum CAS Latency Time (taamin)	108	6C
25	Minimum RAS to CAS Delay Time (trcomin)	108	6C
26	Minimum Row Precharge Delay Time (tremin)	108	6C
27	Upper Nibbles for trasmin and tromin	17	11
28	Minimum Active to Precharge Delay Time (trasmin), Least Significant Byte	8	08
29	Minimum Active to Active/Refresh Delay Time (trcmin), Least Significant Byte	116	74
30	Minimum Refresh Recovery Delay Time (trfc1min), LSB	48	30



31	Minimum Refresh Recovery Delay Time (trectmin), MSB	17	11
32	Minimum Refresh Recovery Delay Time (trfc2min), LSB	240	F0
33	Minimum Refresh Recovery Delay Time (trfc2min), MSB	10	0A
34	Minimum Refresh Recovery Delay Time (trfc4min), LSB	32	20
35	Minimum Refresh Recovery Delay Time (trfc4min), MSB	8	08
36	Minimum Four Activate Window Time (trawmin), Most Significant Nibble	0	00
37	Minimum Four Activate Window Time (trawmin), Least Significant Byte	168	A8
38	Minimum Activate to Activate Delay Time (trrd_smin), different bank group	30	1E
39	Minimum Activate to Activate Delay Time (trrd_tmin), same bank group	43	2B
40	Minimum CAS to CAS Delay Time (tccp_Lmin), same bank group	43	2B
41	Reserved	0	00
42	Reserved	0	00
43	Reserved	0	00
44	Reserved	0	00
45	Reserved	0	00
46	Reserved	0	00
47	Reserved	0	00
48	Reserved	0	00
49	Reserved	0	00
50	Reserved	0	00
51	Reserved	0	00
52	Reserved	0	00
53	Reserved	0	00
54	Reserved	0	00
55	Reserved	0	00
56	Reserved	0	00
57	Reserved	0	00
58	Reserved	0	00
59	Reserved	0	00
60	Connector to SRAM Bit Mapping	22	16
61	Connector to SRAM Bit Mapping	54	36
62	Connector to SRAM Bit Mapping	22	16
63	Connector to SRAM Bit Mapping	54	36
64	Connector to SRAM Bit Mapping	22	16
65	Connector to SRAM Bit Mapping	54	36
66	Connector to SRAM Bit Mapping	22	16



	100B 3200M12 OAO-10 BBIX41 CHOITHAI	ioc memor	,
67	Connector to SRAM Bit Mapping	54	36
68	Connector to SRAM Bit Mapping	0	00
69	Connector to SRAM Bit Mapping	0	00
70	Connector to SRAM Bit Mapping	43	2B
71	Connector to SRAM Bit Mapping	12	0C
72	Connector to SRAM Bit Mapping	43	2B
73	Connector to SRAM Bit Mapping	12	0C
74	Connector to SRAM Bit Mapping	43	2B
75	Connector to SRAM Bit Mapping	12	0C
76	Connector to SRAM Bit Mapping	43	2B
77	Connector to SRAM Bit Mapping	12	0C
78	Reserved	0	00
79	Reserved	0	00
80	Reserved	0	00
81	Reserved	0	00
82	Reserved	0	00
83	Reserved	0	00
84	Reserved	0	00
85	Reserved	0	00
86	Reserved	0	00
87	Reserved	0	00
88	Reserved	0	00
89	Reserved	0	00
90	Reserved	0	00
91	Reserved	0	00
92	Reserved	0	00
93	Reserved	0	00
94	Reserved	0	00
95	Reserved	0	00
96	Reserved	0	00
97	Reserved	0	00
98	Reserved	0	00
99	Reserved	0	00
100	Reserved	0	00
101	Reserved	0	00
102	Reserved	0	00



105 Reserved 0 00 106 Reserved 0 00 107 Reserved 0 00 108 Reserved 0 00 109 Reserved 0 00 110 Reserved 0 00 111 Reserved 0 00 112 Reserved 0 00 113 Reserved 0 00 114 Reserved 0 00 115 Reserved 0 00 116 Reserved 0 00 117 Fine Offset for Minimum CAS to CAS Delay Time (tcco_tmin), same bank group 237 ED 118 Fine Offset for Minimum Activate to Activate Delay Time (texp_tmin) 206 CE 119 Fine Offset for Minimum Activate to Activate Delay Time (texp_tmin), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (texp_tmin) 206 CE 120 Fine Offset for Minimum Activate to Activate/R	103	Reserved	0	00
106 Reserved 0 00 107 Reserved 0 00 108 Reserved 0 00 109 Reserved 0 00 110 Reserved 0 00 111 Reserved 0 00 112 Reserved 0 00 113 Reserved 0 00 114 Reserved 0 00 115 Reserved 0 00 116 Reserved 0 00 117 Fine Offset for Minimum CAS to CAS Delay Time (tcco. Lmin), same bank group 237 ED 118 Fine Offset for Minimum Activate to Activate Delay Time (texo. Lmin), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (texo. Lmin), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (texo. Lmin), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate (Refresh Delay Time (texo. Lmin) 0 0	104	Reserved	0	00
107 Reserved 0 00 108 Reserved 0 00 109 Reserved 0 00 110 Reserved 0 00 111 Reserved 0 00 112 Reserved 0 00 113 Reserved 0 00 114 Reserved 0 00 115 Reserved 0 00 116 Reserved 0 00 117 Fine Offset for Minimum CAS to CAS Delay Time (teco_Lmin), same bank group 237 EDD 118 Fine Offset for Minimum Activate to Activate Delay Time (texto_smin), afferent bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (texto_smin) 206 CE 120 Fine Offset for Minimum Activate to Activate Delay Time (texto_smin) 0 0 121 Fine Offset for Minimum Activate to Activate Pelay Time (texto_smin) 0 0 121 Fine Offset for Minimum Activate to Activate Pelay Time (texto_smin) 0	105	Reserved	0	00
108 Reserved 0 00 109 Reserved 0 00 110 Reserved 0 00 111 Reserved 0 00 112 Reserved 0 00 113 Reserved 0 00 114 Reserved 0 00 115 Reserved 0 00 116 Reserved 0 0 117 Fine Offset for Minimum CAS to CAS Delay Time (tcco_Lmin), same bank group 237 ED 118 Fine Offset for Minimum Activate to Activate Delay Time (tsro_Lmin), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (tsro_Lmin), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (tsro_Lmin) 206 CE 120 Fine Offset for Minimum Activate to Activate Delay Time (tsro_Lmin) 0 00 121 Fine Offset for Minimum Roturate to Activate Delay Time (tsro_Lmin) 0 00 121 Fine Offset for Minimum R	106	Reserved	0	00
109 Reserved 0 00 110 Reserved 0 00 111 Reserved 0 00 112 Reserved 0 00 113 Reserved 0 00 114 Reserved 0 00 115 Reserved 0 00 116 Reserved 0 00 117 Fine Offset for Minimum CAS to CAS Delay Time (tccc_Lmin), same bank group 237 ED 118 Fine Offset for Minimum Activate to Activate Delay Time (tsrac_min), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (tsrac_min), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (tsrac_min), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (tsrac_min), same bank group 181 B5 120 Fine Offset for Minimum Activate to Activate Delay Time (tsrac_min) 0 0 0 121 Fine Offset for Minimum Cas Latency (tsrac_min) 0	107	Reserved	0	00
110 Reserved 0 00 111 Reserved 0 00 112 Reserved 0 00 113 Reserved 0 00 114 Reserved 0 00 115 Reserved 0 00 116 Reserved 0 00 117 Fine Offset for Minimum CAS to CAS Delay Time (tccc_tmin), same bank group 237 ED 118 Fine Offset for Minimum Activate to Activate Delay Time (trent bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (trent bank group 237 ED 120 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (trent bank group 206 CE 120 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (trent bank group 0 0 121 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (trent bank group 0 0 122 Fine Offset for Minimum Row Precharge Delay Time (trent bank group 0 0 123 Fine Offset for Minimum Row Precharge Delay Time (tren	108	Reserved	0	00
111 Reserved 0 00 112 Reserved 0 00 113 Reserved 0 00 114 Reserved 0 00 115 Reserved 0 00 116 Reserved 0 00 117 Fine Offset for Minimum CAS to CAS Delay Time (tccc_tmin), same bank group 237 ED 118 Fine Offset for Minimum Activate to Activate Delay Time (trent bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (trent bank group 181 B5 120 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (trent bank group 206 CE 120 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (trent bank group 0 0 121 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (trent bank group 0 0 122 Fine Offset for Minimum Row Precharge Delay Time (trent (trent (trent)) 0 0 122 Fine Offset for Minimum Row Precharge Delay Time (trent (trent)) 0 0 123	109	Reserved	0	00
112 Reserved 0 00 113 Reserved 0 00 114 Reserved 0 00 115 Reserved 0 00 116 Reserved 0 00 117 Fine Offset for Minimum CAS to CAS Delay Time (tcco_tmin), same bank group 237 ED 118 Fine Offset for Minimum Activate to Activate Delay Time (tren_tmin), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (tren_tmin), same bank group 181 B5 120 Fine Offset for Minimum Activate to Activate Delay Time (tren_tmin), same bank group 181 B5 120 Fine Offset for Minimum Activate to Activate Delay Time (tren_tmin) 0 0 CE 120 Fine Offset for Minimum Activate to Activate Delay Time (tren_tmin) 0 0 0 121 Fine Offset for Minimum Row Precharge Delay Time (tren_tmin) 0 0 0 122 Fine Offset for Minimum Row Precharge Delay Time (tren_tmin) 0 0 0 123 Fine Offset for Minimum Row Precharge (t	110	Reserved	0	00
113 Reserved 0 00 114 Reserved 0 00 115 Reserved 0 00 116 Reserved 0 00 117 Fine Offset for Minimum CAS to CAS Delay Time (tccp_unin), same bank group 237 ED 118 Fine Offset for Minimum Activate to Activate Delay Time (trep_unin), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (trep_unin), same bank group 181 B5 120 Fine Offset for Minimum Activate to Activate Delay Time (trep_unin), different bank 206 CE 120 Fine Offset for Minimum Activate to Activate Delay Time (trep_unin) 0 00 121 Fine Offset for Minimum Row Precharge Delay Time (trep_unin) 0 00 122 Fine Offset for Minimum RAS to CAS Delay Time (trep_unin) 0 00 123 Fine Offset for Minimum CAS Latency Time (trep_unin) 0 00 124 Fine Offset for SDRAM Maximum Cycle Time (trep_unin) 0 0 125 Fine Offset for SDRAM Minimum Cycle Time (trep_unin) 194 <t< td=""><td>111</td><td>Reserved</td><td>0</td><td>00</td></t<>	111	Reserved	0	00
114 Reserved 0 00 115 Reserved 0 00 116 Reserved 0 00 117 Fine Offset for Minimum CAS to CAS Delay Time (tcco_tmin), same bank group 237 ED 118 Fine Offset for Minimum Activate to Activate Delay Time (trand_tmin), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (trand_tmin), same bank group 181 B5 120 Fine Offset for Minimum Activate to Activate Delay Time (trand_tmin), different bank group 206 CE 120 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (trand_tmin) 0 00 121 Fine Offset for Minimum Row Precharge Delay Time (trand_tmin) 0 00 122 Fine Offset for Minimum RAS to CAS Delay Time (trand_trand	112	Reserved	0	00
115 Reserved	113	Reserved	0	00
116 Reserved	114	Reserved	0	00
117 Fine Offset for Minimum CAS to CAS Delay Time (tcco_tmin), same bank group 237 ED 118 Fine Offset for Minimum Activate to Activate Delay Time (trro_tmin), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (trro_smin), different bank 206 CE 120 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (trroin) 0 00 121 Fine Offset for Minimum Row Precharge Delay Time (trroin) 0 00 122 Fine Offset for Minimum RAS to CAS Delay Time (trroin) 0 00 123 Fine Offset for Minimum CAS Latency Time (trroin) 0 00 124 Fine Offset for SDRAM Maximum Cycle Time (tcrroin) 194 C2 125 Fine Offset for SDRAM Minimum Cycle Time (tcrroin) 194 C2 126 CRC for Base Configuration Section, Least Significant Byte 124 7C 127 CRC for Base Configuration Section, Most Significant Byte 75 4B 128 Raw Card Extension, Module Nominal Height 17 11 129 Module Maximum Thickness 17 11	115	Reserved	0	00
118 Fine Offset for Minimum Activate to Activate Delay Time (trrd_Lmin), same bank group 181 B5 119 Fine Offset for Minimum Activate to Activate Delay Time (trrd_smin), different bank 206 CE 120 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (trrd_smin) 0 00 121 Fine Offset for Minimum Row Precharge Delay Time (trrd_smin) 0 00 122 Fine Offset for Minimum RAS to CAS Delay Time (trrd_smin) 0 00 123 Fine Offset for Minimum CAS Latency Time (trrd_smin) 0 00 124 Fine Offset for SDRAM Maximum Cycle Time (trrd_smin) 0 00 125 Fine Offset for SDRAM Minimum Cycle Time (trrd_smin) 194 C2 126 CRC for Base Configuration Section, Least Significant Byte 124 7C 127 CRC for Base Configuration Section, Most Significant Byte 75 4B 128 Raw Card Extension, Module Nominal Height 17 11 129 Module Maximum Thickness 17 11 130 Reference Raw Card Used 0 00 131 Reserved <td>116</td> <td>Reserved</td> <td>0</td> <td>00</td>	116	Reserved	0	00
119 Fine Offset for Minimum Activate to Activate Delay Time (trans.smin), different bank group 206 CE 120 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (tracmin) 0 00 121 Fine Offset for Minimum Row Precharge Delay Time (tracmin) 0 00 122 Fine Offset for Minimum RAS to CAS Delay Time (tracmin) 0 00 123 Fine Offset for Minimum CAS Latency Time (tracmin) 0 00 124 Fine Offset for SDRAM Maximum Cycle Time (tracmin) 0 00 125 Fine Offset for SDRAM Minimum Cycle Time (tracmin) 194 C2 126 CRC for Base Configuration Section, Least Significant Byte 124 7C 127 CRC for Base Configuration Section, Most Significant Byte 75 4B 128 Raw Card Extension, Module Nominal Height 17 11 129 Module Maximum Thickness 17 11 130 Reference Raw Card Used 0 00 131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 <td>117</td> <td>Fine Offset for Minimum CAS to CAS Delay Time (tccd_tmin), same bank group</td> <td>237</td> <td>ED</td>	117	Fine Offset for Minimum CAS to CAS Delay Time (tccd_tmin), same bank group	237	ED
120 Fine Offset for Minimum Activate to Activate/Refresh Delay Time (trcmin) 0 00 00 00 00 00 00 0	118	Fine Offset for Minimum Activate to Activate Delay Time (trrd_Lmin), same bank group	181	B5
121 Fine Offset for Minimum Row Precharge Delay Time (tRPMIN) 0 00 122 Fine Offset for Minimum RAS to CAS Delay Time (tRDMIN) 0 00 123 Fine Offset for Minimum CAS Latency Time (tAAMIN) 0 00 124 Fine Offset for SDRAM Maximum Cycle Time (tCKAVGMAX) 0 00 125 Fine Offset for SDRAM Minimum Cycle Time (tCKAVGMIN) 194 C2 126 CRC for Base Configuration Section, Least Significant Byte 124 7C 127 CRC for Base Configuration Section, Most Significant Byte 75 4B 128 Raw Card Extension, Module Nominal Height 17 11 129 Module Maximum Thickness 17 11 130 Reference Raw Card Used 0 00 131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 133 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	119		206	CE
122 Fine Offset for Minimum RAS to CAS Delay Time (trcDmin) 0 00 123 Fine Offset for Minimum CAS Latency Time (tAAmin) 0 00 124 Fine Offset for SDRAM Maximum Cycle Time (tckAvGmax) 0 00 125 Fine Offset for SDRAM Minimum Cycle Time (tckAvGmin) 194 C2 126 CRC for Base Configuration Section, Least Significant Byte 124 7C 127 CRC for Base Configuration Section, Most Significant Byte 75 4B 128 Raw Card Extension, Module Nominal Height 17 11 129 Module Maximum Thickness 17 11 130 Reference Raw Card Used 0 00 131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 133 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	120	Fine Offset for Minimum Activate to Activate/Refresh Delay Time (trcmin)	0	00
123 Fine Offset for Minimum CAS Latency Time (tAAmin) 0 00 124 Fine Offset for SDRAM Maximum Cycle Time (tckAvGmax) 0 00 125 Fine Offset for SDRAM Minimum Cycle Time (tckAvGmin) 194 C2 126 CRC for Base Configuration Section, Least Significant Byte 124 7C 127 CRC for Base Configuration Section, Most Significant Byte 75 4B 128 Raw Card Extension, Module Nominal Height 17 11 129 Module Maximum Thickness 17 11 130 Reference Raw Card Used 0 00 131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 133 Reserved 0 00 134 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	121	Fine Offset for Minimum Row Precharge Delay Time (tremin)	0	00
124 Fine Offset for SDRAM Maximum Cycle Time (tckAvGmax) 0 00 125 Fine Offset for SDRAM Minimum Cycle Time (tckAvGmin) 194 C2 126 CRC for Base Configuration Section, Least Significant Byte 124 7C 127 CRC for Base Configuration Section, Most Significant Byte 75 4B 128 Raw Card Extension, Module Nominal Height 17 11 129 Module Maximum Thickness 17 11 130 Reference Raw Card Used 0 00 131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 133 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	122	Fine Offset for Minimum RAS to CAS Delay Time (trcpmin)	0	00
125 Fine Offset for SDRAM Minimum Cycle Time (tckAvgmin) 194 C2 126 CRC for Base Configuration Section, Least Significant Byte 124 7C 127 CRC for Base Configuration Section, Most Significant Byte 75 4B 128 Raw Card Extension, Module Nominal Height 17 11 129 Module Maximum Thickness 17 11 130 Reference Raw Card Used 0 00 131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 133 Reserved 0 00 134 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	123	Fine Offset for Minimum CAS Latency Time (taamin)	0	00
126 CRC for Base Configuration Section, Least Significant Byte 124 7C 127 CRC for Base Configuration Section, Most Significant Byte 75 4B 128 Raw Card Extension, Module Nominal Height 17 11 129 Module Maximum Thickness 17 11 130 Reference Raw Card Used 0 00 131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 133 Reserved 0 00 134 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	124	Fine Offset for SDRAM Maximum Cycle Time (tckavgmax)	0	00
127 CRC for Base Configuration Section, Most Significant Byte 75 4B 128 Raw Card Extension, Module Nominal Height 17 11 129 Module Maximum Thickness 17 11 130 Reference Raw Card Used 0 00 131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 133 Reserved 0 00 134 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	125	Fine Offset for SDRAM Minimum Cycle Time (tckavgmin)	194	C2
128 Raw Card Extension, Module Nominal Height 17 11 129 Module Maximum Thickness 17 11 130 Reference Raw Card Used 0 00 131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 133 Reserved 0 00 134 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	126	CRC for Base Configuration Section, Least Significant Byte	124	7C
129 Module Maximum Thickness 17 11 130 Reference Raw Card Used 0 00 131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 133 Reserved 0 00 134 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	127	CRC for Base Configuration Section, Most Significant Byte	75	4B
130 Reference Raw Card Used 0 00 131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 133 Reserved 0 00 134 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	128	Raw Card Extension, Module Nominal Height	17	11
131 Address Mapping from Edge Connector to DRAM 0 00 132 Reserved 0 00 133 Reserved 0 00 134 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	129	Module Maximum Thickness	17	11
132 Reserved 0 00 133 Reserved 0 00 134 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	130	Reference Raw Card Used	0	00
133 Reserved 0 00 134 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	131	Address Mapping from Edge Connector to DRAM	0	00
134 Reserved 0 00 135 Reserved 0 00 136 Reserved 0 00	132	Reserved	0	00
135 Reserved 0 00 136 Reserved 0 00	133	Reserved	0	00
136 Reserved 0 00	134	Reserved	0	00
	135	Reserved	0	00
137 Reserved 0 00	136	Reserved	0	00
	137	Reserved	0	00



	100B 3200Mile OAG-10 BBN41 CHOIMA	ice memor	,
138	Reserved	0	00
139	Reserved	0	00
140	Reserved	0	00
141	Reserved	0	00
142	Reserved	0	00
143	Reserved	0	00
144	Reserved	0	00
145	Reserved	0	00
146	Reserved	0	00
147	Reserved	0	00
148	Reserved	0	00
149	Reserved	0	00
150	Reserved	0	00
151	Reserved	0	00
152	Reserved	0	00
153	Reserved	0	00
154	Reserved	0	00
155	Reserved	0	00
156	Reserved	0	00
157	Reserved	0	00
158	Reserved	0	00
159	Reserved	0	00
160	Reserved	0	00
161	Reserved	0	00
162	Reserved	0	00
163	Reserved	0	00
164	Reserved	0	00
165	Reserved	0	00
166	Reserved	0	00
167	Reserved	0	00
168	Reserved	0	00
169	Reserved	0	00
170	Reserved	0	00
171	Reserved	0	00
172	Reserved	0	00
173	Reserved	0	00



174	Reserved	0	00
175	Reserved	0	00
176	Reserved	0	00
177	Reserved	0	00
178	Reserved	0	00
179	Reserved	0	00
180	Reserved	0	00
181	Reserved	0	00
182	Reserved	0	00
183	Reserved	0	00
184	Reserved	0	00
185	Reserved	0	00
186	Reserved	0	00
187	Reserved	0	00
188	Reserved	0	00
189	Reserved	0	00
190	Reserved	0	00
191	Reserved	0	00
192	Reserved	0	00
193	Reserved	0	00
194	Reserved	0	00
195	Reserved	0	00
196	Reserved	0	00
197	Reserved	0	00
198	Reserved	0	00
199	Reserved	0	00
200	Reserved	0	00
201	Reserved	0	00
202	Reserved	0	00
203	Reserved	0	00
204	Reserved	0	00
205	Reserved	0	00
206	Reserved	0	00
207	Reserved	0	00
208	Reserved	0	00
209	Reserved	0	00



	100B 3200M12 GAO-10 BBR+1 CHOIMA	ioc memor	,
210	Reserved	0	00
211	Reserved	0	00
212	Reserved	0	00
213	Reserved	0	00
214	Reserved	0	00
215	Reserved	0	00
216	Reserved	0	00
217	Reserved	0	00
218	Reserved	0	00
219	Reserved	0	00
220	Reserved	0	00
221	Reserved	0	00
222	Reserved	0	00
223	Reserved	0	00
224	Reserved	0	00
225	Reserved	0	00
226	Reserved	0	00
227	Reserved	0	00
228	Reserved	0	00
229	Reserved	0	00
230	Reserved	0	00
231	Reserved	0	00
232	Reserved	0	00
233	Reserved	0	00
234	Reserved	0	00
235	Reserved	0	00
236	Reserved	0	00
237	Reserved	0	00
238	Reserved	0	00
239	Reserved	0	00
240	Reserved	0	00
241	Reserved	0	00
242	Reserved	0	00
243	Reserved	0	00
244	Reserved	0	00
245	Reserved	0	00



246	Reserved	0	00
	Reserved	0	00
	Reserved	0	00
-	Reserved	0	00
	Reserved		00
-		0	
-	Reserved	0	00
	Reserved	0	00
	Reserved	0	00
	CRC for Module Specific Section, LSB	182	B6
	CRC for Module Specific Section, MSB	88	58
-	Reserved	0	00
257	Reserved	0	00
258	Reserved	0	00
259	Reserved	0	00
260	Reserved	0	00
261	Reserved	0	00
262	Reserved	0	00
263	Reserved	0	00
264	Reserved	0	00
265	Reserved	0	00
266	Reserved	0	00
267	Reserved	0	00
268	Reserved	0	00
269	Reserved	0	00
270	Reserved	0	00
271	Reserved	0	00
272	Reserved	0	00
273	Reserved	0	00
274	Reserved	0	00
275	Reserved	0	00
276	Reserved	0	00
	Reserved	0	00
-	Reserved	0	00
	Reserved	0	00
	Reserved	0	00
	Reserved	0	00
2	1.000.700	U	00



	100B 3200M12 GAO-10 BBR+1 CHOIMA	ioc memor	,
282	Reserved	0	00
283	Reserved	0	00
284	Reserved	0	00
285	Reserved	0	00
286	Reserved	0	00
287	Reserved	0	00
288	Reserved	0	00
289	Reserved	0	00
290	Reserved	0	00
291	Reserved	0	00
292	Reserved	0	00
293	Reserved	0	00
294	Reserved	0	00
295	Reserved	0	00
296	Reserved	0	00
297	Reserved	0	00
298	Reserved	0	00
299	Reserved	0	00
300	Reserved	0	00
301	Reserved	0	00
302	Reserved	0	00
303	Reserved	0	00
304	Reserved	0	00
305	Reserved	0	00
306	Reserved	0	00
307	Reserved	0	00
308	Reserved	0	00
309	Reserved	0	00
310	Reserved	0	00
311	Reserved	0	00
312	Reserved	0	00
313	Reserved	0	00
314	Reserved	0	00
315	Reserved	0	00
316	Reserved	0	00
317	Reserved	0	00



318	Reserved	0	00
319	Reserved	0	00
320	Module Manufacturer ID Code, LSB	2	02
321	Module Manufacturer ID Code, MSB	158	9E
322	Module Manufacturing Location	0	00
323	Module Manufacturing Date	0	00
324	Module Manufacturing Date	0	00
325	Module Serial Number	0	00
326	Module Serial Number	0	00
327	Module Serial Number	0	00
328	Module Serial Number	0	00
329	Module Part Number	67	43
330	Module Part Number	77	4D
331	Module Part Number	52	34
332	Module Part Number	88	58
333	Module Part Number	49	31
334	Module Part Number	54	36
335	Module Part Number	71	47
336	Module Part Number	68	44
337	Module Part Number	51	33
338	Module Part Number	50	32
339	Module Part Number	48	30
340	Module Part Number	48	30
341	Module Part Number	67	43
342	Module Part Number	49	31
343	Module Part Number	54	36
344	Module Part Number	78	4E
345	Module Part Number	50	32
346	Module Part Number	69	45
347	Module Part Number	0	00
348	Module Part Number	0	00
349	Module Revision Code	0	00
350	DRAM Manufacturer ID Code, LSB	0	00
351	DRAM Manufacturer ID Code, MSB	0	00
352	DRAM Stepping	0	00
353	Module Manufacturer Specific Data	0	00



	100B 3200MH2 CAO-10 BBR41 CHOIMA	ioc memor	,
354	Module Manufacturer Specific Data	0	00
355	Module Manufacturer Specific Data	0	00
356	Module Manufacturer Specific Data	0	00
357	Module Manufacturer Specific Data	0	00
358	Module Manufacturer Specific Data	0	00
359	Module Manufacturer Specific Data	0	00
360	Module Manufacturer Specific Data	0	00
361	Module Manufacturer Specific Data	0	00
362	Module Manufacturer Specific Data	0	00
363	Module Manufacturer Specific Data	0	00
364	Module Manufacturer Specific Data	0	00
365	Module Manufacturer Specific Data	0	00
366	Module Manufacturer Specific Data	0	00
367	Module Manufacturer Specific Data	0	00
368	Module Manufacturer Specific Data	0	00
369	Module Manufacturer Specific Data	0	00
370	Module Manufacturer Specific Data	0	00
371	Module Manufacturer Specific Data	0	00
372	Module Manufacturer Specific Data	0	00
373	Module Manufacturer Specific Data	0	00
374	Module Manufacturer Specific Data	0	00
375	Module Manufacturer Specific Data	0	00
376	Module Manufacturer Specific Data	0	00
377	Module Manufacturer Specific Data	0	00
378	Module Manufacturer Specific Data	0	00
379	Module Manufacturer Specific Data	0	00
380	Module Manufacturer Specific Data	0	00
381	Module Manufacturer Specific Data	0	00
382	CRC for Manufacturing Section, LSB	0	00
383	CRC for Manufacturing Section, MSB	0	00
384	End User Programmable	12	0C
385	End User Programmable	74	4A
386	End User Programmable	1	01
387	End User Programmable	32	20
388	End User Programmable	0	00
389	End User Programmable	0	00



	100B 3200M12 GAO-10 BBR+1 CHOIMA	ioc memor	,
390	End User Programmable	0	00
391	End User Programmable	0	00
392	End User Programmable	0	00
393	End User Programmable	163	A3
394	End User Programmable	0	00
395	End User Programmable	0	00
396	End User Programmable	5	05
397	End User Programmable	255	FF
398	End User Programmable	255	FF
399	End User Programmable	3	03
400	End User Programmable	0	00
401	End User Programmable	80	50
402	End User Programmable	100	64
403	End User Programmable	100	64
404	End User Programmable	16	10
405	End User Programmable	189	BD
406	End User Programmable	34	22
407	End User Programmable	48	30
408	End User Programmable	17	11
409	End User Programmable	240	F0
410	End User Programmable	10	0A
411	End User Programmable	32	20
412	End User Programmable	8	08
413	End User Programmable	0	00
414	End User Programmable	176	В0
415	End User Programmable	30	1E
416	End User Programmable	45	2D
417	End User Programmable	0	00
418	End User Programmable	0	00
419	End User Programmable	0	00
420	End User Programmable	0	00
421	End User Programmable	0	00
422	End User Programmable	0	00
423	End User Programmable	0	00
424	End User Programmable	0	00
425	End User Programmable	0	00



	100B 3200m12 0A0-10 BBN41 CHOIMA	ioc memor	,
426	End User Programmable	0	00
427	End User Programmable	246	F6
428	End User Programmable	246	F6
429	End User Programmable	246	F6
430	End User Programmable	246	F6
431	End User Programmable	0	00
432	End User Programmable	0	00
433	End User Programmable	0	00
434	End User Programmable	0	00
435	End User Programmable	0	00
436	End User Programmable	0	00
437	End User Programmable	0	00
438	End User Programmable	0	00
439	End User Programmable	0	00
440	End User Programmable	0	00
441	End User Programmable	0	00
442	End User Programmable	0	00
443	End User Programmable	0	00
444	End User Programmable	0	00
445	End User Programmable	0	00
446	End User Programmable	0	00
447	End User Programmable	0	00
448	End User Programmable	0	00
449	End User Programmable	0	00
450	End User Programmable	0	00
451	End User Programmable	0	00
452	End User Programmable	0	00
453	End User Programmable	0	00
454	End User Programmable	0	00
455	End User Programmable	0	00
456	End User Programmable	0	00
457	End User Programmable	0	00
458	End User Programmable	0	00
459	End User Programmable	0	00
460	End User Programmable	0	00
461	End User Programmable	0	00



	16GB 3200MHZ CAS-16 DDR4 Performation	ice Mellion	y
462	End User Programmable	0	00
463	End User Programmable	0	00
464	End User Programmable	0	00
465	End User Programmable	0	00
466	End User Programmable	0	00
467	End User Programmable	0	00
468	End User Programmable	0	00
469	End User Programmable	0	00
470	End User Programmable	0	00
471	End User Programmable	0	00
472	End User Programmable	0	00
473	End User Programmable	0	00
474	End User Programmable	0	00
475	End User Programmable	0	00
476	End User Programmable	0	00
477	End User Programmable	0	00
478	End User Programmable	0	00
479	End User Programmable	0	00
480	End User Programmable	0	00
481	End User Programmable	0	00
482	End User Programmable	0	00
483	End User Programmable	0	00
484	End User Programmable	0	00
485	End User Programmable	0	00
486	End User Programmable	0	00
487	End User Programmable	0	00
488	End User Programmable	0	00
489	End User Programmable	0	00
490	End User Programmable	0	00
491	End User Programmable	0	00
492	End User Programmable	0	00
493	End User Programmable	0	00
494	End User Programmable	0	00
495	End User Programmable	0	00
496	End User Programmable	0	00
497	End User Programmable	0	00
		_	



498	End User Programmable	0	00
499	End User Programmable	0	00
500	End User Programmable	0	00
501	End User Programmable	0	00
502	End User Programmable	0	00
503	End User Programmable	0	00
504	End User Programmable	0	00
505	End User Programmable	0	00
506	End User Programmable	0	00
507	End User Programmable	0	00
508	End User Programmable	0	00
509	End User Programmable	0	00
510	End User Programmable	0	00
511	End User Programmable	0	00

© Corsair Memory Incorporated, 2010. Corsair, the Corsair Logo, DOMINATOR, and DHX are trademarks of Corsair Memory Incorporated. All other trademarks are the property of their respective owners. Corsair reserves the right to make changes without notice to any products herein. Corsair makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Corsair assume any liability arising out of the application of any product, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Corsair does not convey any license under its patent rights nor the rights of others. Corsair products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application for which the failure of the Corsair product could create a situation in which personal injury or death may occur.